Abstract-This study is driven by the need to optimize failure analysis methodologies based on laser/silicon interactions with an integrated circuit using a triple-well process. It is therefore mandatory to understand the behavior of elementary devices to laser illumination, in order to model and predict the behavior of more complex circuits. This paper presents measurements of the photoelectric currents induced by a pulsed-laser on an NMOS transistor in triple-well Psubstrate/DeepNwell/Pwell structure dedicated to low power body biasing techniques. This evaluation compares the triple-well structure to a classical Psubstrate-only structure of an NMOS transistor. It reveals the possible activation change of the bipolar transistors. Based on these experimental measurements, an electrical model is proposed that makes it possible to simulate the effects induced by photoelectric laser stimulation.
INTRODUCTION
Photoelectric Laser Stimulation (PLS) is commonly used in failure analysis methodologies [1] . PLS generates electronhole pairs in silicon, as the laser energy is greater than the silicon band gap. Our PLS experiments were carried out using a pulsed-laser at 1064 nm wavelength on the active parts of NMOS devices (designed in 90 nm STMicroelectronics CMOS technology) through their backside, a laser spot diameter of 1 μm and a laser pulse duration of 5 μs. The measurements were used to validate and calibrate the electrical model in order to create a fast and simulated SPICE solution under laser stimulation. This electrical model makes it possible to simulate the response of an NMOS transistor in a triple-well structure to laser pulses in a very small amount of calculation time by comparison with physical experiments on laser equipment or TCAD simulation.
It has been shown [2] , that inside a space charge region of a PN junction, electron-hole pairs will be separated by the internal electric field and then generate an optical beam induced current. Furthermore, an electrical model of an NMOS biased in Psubstrate under PLS has been studied in [3] . The novelty of this paper is that our model takes into account the parasitic bipolar transistor topologically added by the use of a triple-well implant for the body biasing techniques (see figure 1 ).
With technology scaling down, performance and power consumption play an increasingly important role in logic design. The body biasing technique presented in [4] and [5] is one well-known solution to adjust consumption and performance. This low power technique uses threshold voltage scaling by reverse or forward body bias. In 90 nm CMOS technology, the body biasing range is +/-400 mV applied on both NMOS and PMOS bulks (i.e. applied on the N and P wells). The first electrical models of MOS transistors under pulsed laser stimulation were generally made of a current source which represents the photocurrent induced by the laser. In this paper we proposed an improvement of these electrical Figure 1 . DUT structure with parasitics bipolars representation models in order to be capable to take into ac well implant.
This article begins by explaining our mo junctions under PLS as well as parasitic Secondly, it shows the measurements and NMOS inside and outside the triple-well. Th body biasing techniques is studied. Finally, o simulation methods are proposed.
II.
PHOTOCURRENT MODEL Photocurrent generated by a pulsed-laser generally modeled by current sources on PN took the choice to improve the electrical introduced by Sarafianos et al. in [3] and [7] , accounts the laser's spot size, power, pulse d the laser beam and the spatial parameters, loc wafer thickness.
A. PN junction modeling
Using the laser beams to study each j structure lets us create PN junctions Subckt_Iph_diode) which contain a voltage-c source. The amplitude value of this current s by I ph as expressed in (1): where, V is the reverse biased voltage, a and laser power, is an amplitude attenuation coe the sum of two Gaussian functions which take spatial dependency, Pulse width considers t duration dependency, W coef is an exponential f for the wafer thickness effect and I ph_z is a which considers the focus effect of the z axis o where, d is the distance (in μm) between th the center of the PN junction, t pulse is the lase (in second), Wafer thickness is the thickness of th and z is the laser lens distance (in μm) w focused on the active area. The other coeffic the CMOS technology and laser lens type. In order to simulate this photocurrent effect (see figure 2 ) which contains a voltage co source was built. The current amplitude of th is described by (1) and the start and duration o is set by the laser_trigger signal.
B. Parasitic bipolar transistor modeling
We have already introduced electrical mo well structure in [8] , where the pa Pwell/DeepNwell/Psubstrate bipolar transistor ccount the tripleodels of the PN bipolar effects. modeling of the hirdly, impact of our 3D electrical LING on an IC, were N junctions. We l model already which takes into duration, focus of cation, geometry, junction of our models (called controlled current source is defined (1) b depend on the efficient, gauss is e into account the the laser pulse function allowing a curve function of the laser lens:
he laser spot and er pulse duration he wafer (in μm) with z = 0 when cients depend on t, the sub circuit ontrolled current he current source of the laser pulse odels of a triplearasitic vertical r was modeled as a voltage-controlled current sour transistor model can be generalized where, I S is a constant used characteristic of the transistor in (typically 10 -14 to 10 -16 A), is a m to fit the simulation and the measu voltage and V EB is the voltage betw order to simulate this bipolar eff figure 3 ), which contains a voltage were built. The current amplitude described by (6).
III. NMOS MEASUREMENT AN
The experiments were performed of 1 μm and a laser pulse duration Test (DUT) are 10 × 1 μm NMOS μm triple-well stand-alone structure sectional view). The NMOS trans been studied and modeled in [3] . understand and model this case in with the same NMOS in the triple-w the NMOS transistors was used in was at 1.2 V and the gate source and grounded). Furthermore for the NM Nwell = 1.2 V and the Pwell = 0 V.
A. NMOS transistor biased in Psub
Firstly, the laser spot was cen NMOS transistor in the Psubstrate. mW, the photocurrent on the Dra Psubstrate junctions varies linear rce [6] . Parasitic bipolar by (6): (6) to describe the transfer the forward-active region odeling coefficient in order urements, V T is the thermal ween N and P potentials. In fects, the sub circuits (see e-controlled current source, e of the current source is Moreover, for greater laser power, an inversion of the source current during the laser pulse is created as depicted in figure 4 . The photocurrent generated on the two junctions of the transistor (Drain/Psubstrate and Source/Psubstrate) consequently increases the local Psubstrate potential.
Similarly with [3] , when the Psubstrate voltage is greater than 0.6 V, the Psubstrate/Source junction starts conducting and the Psubstrate/Drain junction stays in reverse bias conditions. The effect induced is the activation of the NPN parasitic bipolar (Drain/Psubstrate/Source).
The modeling of the effects (See figure 5 ) of an NMOS transistor under PLS involved two sub circuits Subckt_Iph (one for the Psubstrate/Source junction and another for the Psubstrate/Drain junction). It must also involve the effect of the parasitic bipolar transistor between Source and Drain: Subckt_Ibip. Resistors and capacitances are tuned to set the time constant of that phenomenon (dielectric relaxation). Figure 6 displays the currents simulated and measured for a laser of 5 μs on the NMOS drain and source in Psubstrate under PLS. Note the good correlation obtained between measurements and simulation
B. NMOS biased in triple-well
Secondly, the laser was centered on an NMOS in the triplewell. There are mainly 4 PN junctions which may give rise to a photoelectric effect (DeepNwell/Psubstrate junction, DeepNwell/Pwell junction, Drain/Pwell junction and Source/Pwell junction). Similarly than NMOS in Psubstrate and the structure triple-well stand alone describe in [8] . For laser power less than 50 mW, the laser induced photocurrent on each PN junction linearly with the laser power. Current are flowing from DeepNwell to Psubstrate, from DeepNwell to Pwell and from Drain & Source to Pwell. The linear shapes of the photocurrents measured are similar for these four interfaces but the amplitude value are widely different. Therefore the first step is the study and the modeling of these PN junctions under PLS independently. These photoelectric effects are modeled by four sub circuits Subckt_Iph expressed by equation (1) with different attenuation coefficients. Table 1 shows these coefficients for the four junctions. Moreover, when the NMOS, Pwell, DeepNwell and Psub are biased in a triple-well structure, for a laser power greater than 50 mW, an inversion of the Pwell, drain and source currents during the laser pulse are observed as depicted in figure 7 . The Pwell and Psub potentials increase locally and the local Nwell potential decreases due to the parasitic well and access resistors. This is caused by the photocurrents generated on all the P/N junctions. These photocurrents induced a differential local voltage greater than 0.6 V between Pwell and DeepNwell. Then it caused the current to flow from Pwell to Psubstrate by the parasitic PNP bipolar transistor activation. Furthermore, this parasitic bipolar activatio current flow from NMOS source and drain to shows the currents measured on Pwell, N source electrodes. In addition, it revealed tha structure, the parasitic NPN bipolar (Drain/ now omitted. The modeling of these bipolar three sub circuits Subck_Ibip (one between P to the triple-well implant, and the others b Psub and Source to Psub). Based on our m built our model (see figure 8) with the addi parasitic PN junctions (Nwell/Psub, Deep DeepNwell/Pwell), resistors and capacitanc sources. Finally, the measurements and sim current on NMOS drain, source and Pw presented figure 9 for a laser pulse of 5 μs. notice the good correlation between measur simulation.
IV. BODY BIASING TECHNIQUES I
The aim of the present work is to investig of Forward Body Biasing (FBB) and Revers (RBB) conditions on the parasitic PNP b activation. As we shown in [8] , for the Deep DeepNwell/Pwell junctions, Psubstrate is al DeepNwell = 0.8 V and Pwell = 0.4 V in FBB = 1.6 V and Pwell = -0.4 V in RBB cond photocurrents generated are more important FBB due to higher junctions reverse biasing. the maximum FBB condition DeepNwell = 0. 0.4 V, the V EB bipolar Pwell/DeepNwell/Psub condition is closer. Figure 10 depicts the impact on the Pwell and source current for 93.275 mW. The photocurrents on DeepNw μA in FBB condition and -98 μA in RBB c expected, the FBB condition is a contribu activation and the RBB condition limits th NMOS drain and source current behavi tendency. The photocurrents measured on th FA.1.5
the creation of a mesh on the structure' transistor. Every cross-section of the mesh position. For each step, the distance between laser spot and the center of each junction is step of the meshing and the distances calculat the spice netlist. Based on equation (2), the si model permits to calculate the photocurrent NMOS transistor in triple-well for every po Our models were tuned thanks to electrical m order to take into account laser condition a variations. With this method, current cartogra 1 μm NMOS inside the 6 x 30 μm triple-w Figure 11 , 12 and 13 depicts the photocurren Nwell, Pwell and source for a laser power = very good correlation between measuremen simulation is obtained.
VI. CONCLUSION
This paper compares the triple-well structu Psubstrate-only structure of an NMOS transist activation change of the bipolar transistor accurate electrical models of a triple-well NM 90 nm CMOS technology that takes into acco techniques using pulsed-laser stimulation combines all various photoelectrical phenom measurements during the PLS. The effec approach has demonstrated a very good cor 
